The cell size of static MOS RAM's is determined by the minimum feature and the noise margin. The noise niargin of the cell depends on the conductance ratio of the inverter transistor and the access transistor.
The conductance ratio also partly determines the speed performance and the power dissipation of the RAM. Therefore, optimization of the memory cell in terms of device dimensions is important to obtain high-density static RAM's.
The conductance ratio has been selected about 1.5 to 5 in conventional designs [6] .
By judicious memory cell design, it is possible to reduce the ratio without exceeding the stability margin.
Cell stability is influenced by the channel width mismatches or threshold mismatches in all paired devices. However, threshold mismatches caused by the nonuniformity of ion-implantation or gate-oxide thickness can be neglected as those transistors are placed adjacently.
The access transistor and bit line load transistor could be Iayed out so as not to be influenced by mask misalignment without chip area penalty. Thus, the channel width mismatches of these transistors can also be neglected.
In this paper, the channel width mismatches of inverter transistors are dealt with, including the threshold shift caused by the narrow width effect. A new dc stability factor of the latch was introduced to analyze quantitatively the memory cell operation.
Manuscript received July 13, 1981; revisedJanuary 18, 1983 . The authors are with LS1 Research and Development Laboratory, Mitsubishi Electric Corporation, 4-1 Mizuhara, Itami, Hyogo 664, Japan. Since the memory cell is expressed as a closed-loop circuit made by two inverter stages, the states of the memory cell are analyzed by the corresponding two static voltage transfer curves shown in Fig. 2 , where the output voltage of the inverter is plotted as a function of the input voltage. In this figure the existence of the cross points A~and A~indicates the bistable states and is the condition necessary for the nondestructive read operation and for data retention.
The area of the region surrounded by the two curves in Fig. 2 corresponds to the dc stability of the cell. A new stability factor is defined by the voltage margin Vm between two curves as shown [7] . According to this conception, the voltage margins Vn~and Vnz shown in Fig. 2 The stored data of a memory cell selected by the word line and the column decoder has to be read nondestructively. 2) Write Condition:
In Inverse of the chance w,dth rmlo l/wr by double polysilicon technology is illustrated in Fig. 6 . The cell size is 22.8 X 27.6~m.
IV. EXPERIMENTAL RESULTS
The designed cell was applied to a 16 kbit static RAM. The circuit block diagram of the RAM is illustrated in Fig. 7 . [1]
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